



**CTLM1034-M832D**

**MULTI DISCRETE MODULE™**

**SURFACE MOUNT**

**LOW  $V_{CE(SAT)}$  SILICON NPN TRANSISTOR  
AND  
LOW  $V_F$  SILICON SCHOTTKY RECTIFIER**



Top View



Bottom View

**TLM832D CASE**

**MARKING CODE: CFC**

**APPLICATIONS**

- Switching Circuits
- DC / DC Converters
- LCD Backlighting
- Battery powered / Portable Equipment applications including Cell Phones, Digital Cameras, Pagers, PDAs, Notebook PCs, etc.

**MAXIMUM RATINGS (TLM832D Package): ( $T_A=25^\circ\text{C}$ ) SYMBOL**

	SYMBOL		UNITS
Power Dissipation*	$P_D$	1.65	W
Operating and Storage Junction Temperature	$T_J, T_{stg}$	-65 to +150	$^\circ\text{C}$
Thermal Resistance	$\theta_{JA}$	76	$^\circ\text{C/W}$

**MAXIMUM RATINGS Q1: ( $T_A=25^\circ\text{C}$ )**

Collector-Base Voltage	$V_{CBO}$	40	V
Collector-Emitter Voltage	$V_{CEO}$	25	V
Emitter-Base Voltage	$V_{EBO}$	6.0	V
Collector Current	$I_C$	1.0	A

**MAXIMUM RATINGS D1: ( $T_A=25^\circ\text{C}$ )**

Peak Repetitive Reverse Voltage	$V_{RRM}$	40	V
Continuous Forward Current	$I_F$	1.0	A
Peak Repetitive Forward Current, $t_p \leq 1\text{ms}$	$I_{FRM}$	3.5	A
Forward Surge Current, $t_p = 8\text{ms}$	$I_{FSM}$	10	A

**ELECTRICAL CHARACTERISTICS Q1: ( $T_A=25^\circ\text{C}$  unless otherwise noted)**

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
$I_{CBO}$	$V_{CB}=40\text{V}$			100	nA
$I_{EBO}$	$V_{EB}=6.0\text{V}$			100	nA
$BV_{CBO}$	$I_C=100\mu\text{A}$	40			V
$BV_{CEO}$	$I_C=10\text{mA}$	25			V
$BV_{EBO}$	$I_E=100\mu\text{A}$	6.0			V
$V_{CE(SAT)}$	$I_C=50\text{mA}, I_B=5.0\text{mA}$		20	50	mV
$V_{CE(SAT)}$	$I_C=100\text{mA}, I_B=10\text{mA}$		35	75	mV

\*FR-4 Epoxy PCB with copper mounting pad area of 54mm<sup>2</sup>

**Central™**  
**Semiconductor Corp.**

**DESCRIPTION:** The Central Semiconductor Corp. CTLM1034-M832D consists of a Low  $V_{CE(SAT)}$  NPN Transistor and a Low  $V_F$  Schottky Rectifier. Packaged in a small, thermally efficient, leadless 3x2mm surface mount case, it is designed for applications where small size, operational efficiency, and low energy consumption are the prime requirements. Due to its leadless package design this device is capable of dissipating up to 4 times the power of similar devices in comparable sized surface mount packages.

**FEATURES**

- Dual Chip Device
- High Current (1.0A) Transistor and Schottky Rectifier
- Low  $V_{CE(SAT)}$  NPN Transistor (450mV @  $I_C = 1.0\text{A Max}$ )
- Low  $V_F$  Schottky Rectifier (550mV @ 1.0A Max)
- High Power to Footprint Ratio of 275mW per sq mm (Package Power Dissipation / Package Surface Area)
- Small TLM 3x2mm Leadless Surface Mount Package
- Complementary Device **CTLM1074-M832D**


**ELECTRICAL CHARACTERISTICS Q1 (Continued):**

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
$V_{CE(SAT)}$	$I_C=200mA, I_B=20mA$		75	150	mV
$V_{CE(SAT)}$	$I_C=500mA, I_B=50mA$		130	250	mV
$V_{CE(SAT)}$	$I_C=800mA, I_B=80mA$		200	400	mV
$V_{CE(SAT)}$	$I_C=1.0A, I_B=100mA$		250	450	mV
$V_{BE(SAT)}$	$I_C=800mA, I_B=80mA$			1.1	V
$V_{BE(ON)}$	$V_{CE}=1.0V, I_C=10mA$			0.9	V
$h_{FE}$	$V_{CE}=1.0V, I_C=10mA$	100			
$h_{FE}$	$V_{CE}=1.0V, I_C=100mA$	100		300	
$h_{FE}$	$V_{CE}=1.0V, I_C=500mA$	100			
$h_{FE}$	$V_{CE}=1.0V, I_C=1.0A$	50			
$f_T$	$V_{CE}=10V, I_C=50mA, f=100MHz$	100			MHz
$C_{ob}$	$V_{CB}=10V, I_E=0, f=1.0MHz$			10	pF

**ELECTRICAL CHARACTERISTICS D1: ( $T_A=25^\circ C$ )**


SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
$I_R$	$V_R=5V$			10	$\mu A$
$I_R$	$V_R=8V$			20	$\mu A$
$I_R$	$V_R=15V$			50	$\mu A$
$BV_R$	$I_R=100\mu A$	40			V
$V_F$	$I_F=10mA$			0.29	V
$V_F$	$I_F=100mA$			0.36	V
$V_F$	$I_F=500mA$			0.45	V
$V_F$	$I_F=1.0A$			0.55	V
$C_J$	$V_R=4.0V, f=1.0MHz$		50		pF

**TLM832D - MECHANICAL OUTLINE**




**LEAD CODE:**

- 1) BASE Q1
- 2) EMITTER Q1
- 3) ANODE D1
- 4) ANODE D1
- 5) CATHODE D1
- 6) CATHODE D1
- 7) COLLECTOR Q1
- 8) COLLECTOR Q1



Suggested mounting pad layout for maximum power dissipation (Dimensions in mm)



For standard mounting refer to TLM832D Package Details

**MARKING CODE: CFC**

SYMBOL	DIMENSIONS		DIMENSIONS	
	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.007	0.012	0.170	0.300
B	-	0.005	-	0.125
C	0.114	0.122	2.900	3.100
D	0.075	0.083	1.900	2.100
E	0.006	0.010	0.150	0.250
F	0.026	0.030	0.650	0.750
G	0.031	0.039	0.800	1.000
H	0.000	0.002	0.000	0.050
J	0.009	0.013	0.240	0.340
K	0.006	0.014	0.160	0.360
L	0.008	0.018	0.200	0.450
M	0.013		0.325	
N	0.026		0.650	
P	0.040	0.048	1.010	1.210
Q	0.004		0.100	
R	0.032	0.040	0.820	1.020
S	0.017	0.025	0.430	0.630

TLM832D (REV: R2)

\* Note:

- Exposed pad P1 common to pins 7 and 8
- Exposed pad P2 common to pins 5 and 6

R1 (22-July 2008)